Proceedings of the 46th Annual Design Automation Conference
A strategy to emulate NOR flash with NAND flash
ACM Transactions on Storage (TOS)
A file-system-aware FTL design for flash-memory storage systems
Proceedings of the Conference on Design, Automation and Test in Europe
A set-based mapping strategy for flash-memory reliability enhancement
Proceedings of the Conference on Design, Automation and Test in Europe
A reliable MTD design for MLC flash-memory storage systems
EMSOFT '10 Proceedings of the tenth ACM international conference on Embedded software
An adaptive file-system-oriented FTL mechanism for flash-memory storage systems
ACM Transactions on Embedded Computing Systems (TECS)
Key-Study to execute code using demand paging and NAND flash at smart card scale
CARDIS'10 Proceedings of the 9th IFIP WG 8.8/11.2 international conference on Smart Card Research and Advanced Application
Implementation strategy for downgraded flash-memory storage devices
ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
Migration-based hybrid cache design for file systems over flash storage devices
ACM SIGAPP Applied Computing Review
Hi-index | 0.00 |
This work is motivated by a strong market demand in the replacement of NOR flash memory with NAND flash memory to cut down the cost in many embedded-system designs, such as mobile phones. Different from LRU-related caching or buffering studies, we are interested in prediction-based prefetching based on given execution traces of application executions. An implementation strategy is proposed in the storage of the prefetching information with limited SRAM and run-time overheads. An efficient prediction procedure is presented based on information extracted from application executions to reduce the performance gap between NAND flash memory and NOR flash memory in reads. With the behavior of a target application extracted from a set of collected traces, we show that data access to NOR flash memory can be responded effectively over the proposed implementation.