A proposal for a new block encryption standard
EUROCRYPT '90 Proceedings of the workshop on the theory and application of cryptographic techniques on Advances in cryptology
Reconfigurable computing: a survey of systems and software
ACM Computing Surveys (CSUR)
The Design of Rijndael
Partially Reconfigurable Cores for Xilinx Virtex
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Analysis of Hardware Acceleration in Reconfigurable Embedded Systems
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Operating System Support for Difference-Based Partial Hardware Reconfiguration
RSP '09 Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping
Concept-based partitioning for large multidomain multifunctional embedded systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Journal of Signal Processing Systems
A dynamically reconfigurable communication architecture for multicore embedded systems
Journal of Systems Architecture: the EUROMICRO Journal
Hi-index | 0.00 |
Hardware acceleration significantly increases the performance of embedded systems built on programmable logic. Allowing a FPGA-based MicroBlaze processor to self-select the coprocessors it uses can help reduce area requirements and increase a system's versatility. With a simple hardware arrangement, requiring only a few external connections and no additional components, low-cost FPGAs such as Xilinx's Spartan-3 can become self-reconfigurable platforms.