A High Density Programmable Logic Array Chip

Authors:
R. A. Wood
Affiliations:
IBM Corporation, System Communications Division
Venue:
IEEE Transactions on Computers
Year:
1979

Citing 0
Cited 5

Lower Overhead Design for Testability of Programmable Logic Arrays

IEEE Transactions on Computers - The MIT Press scientific computation series
Pleasure: a computer program for simple/multiple constrained/unconstrained folding of programmable logic arrays

Computer-Aided Design
A Testable PLA Design with Low Overhead and High Fault Coverage

IEEE Transactions on Computers
A New PLA Design for Universal Testability

IEEE Transactions on Computers
Lower overhead design for testability of programmable logic arrays

ITC'84 Proceedings of the 1984 international test conference on The three faces of test: design, characterization, production

Quantified Score

Hi-index	15.00

Visualization

Abstract

A programmable logic array (PLA) chip design using special array folding techniques and an on-chip bus structure has been developed. It overcomes the sparseness in conventional large PLA configurations. The design is a masterslice FET chip personalized for the particular application during processing. Software algorithms are used to map conventional PLA formats into the new structure. The techniques used provide improved logic function and performance for an FET array technology. Included are descriptions of the PLA architecture and the circuitry that was used.