High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs

Authors:
Deming Chen;Jason Cong;Yiping Fan;Zhiru Zhang
Affiliations:
Department of ECE, University of Illinois, Urbana-Champaign. dchen@uiuc.edu;Computer Science Department, University of California, Los Angeles. cong@cs.ucla.edu;Computer Science Department, University of California, Los Angeles. fanyp@cs.ucla.edu;Computer Science Department, University of California, Los Angeles. zhiruz@cs.ucla.edu
Venue:
ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Year:
2007

Citing 0
Cited 8

Clock power reduction for virtex-5 FPGAs

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation

Proceedings of the 46th Annual Design Automation Conference
LOPASS: a low-power architectural synthesis system for FPGAs with interconnect estimation and optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Analyzing and predicting the impact of CAD algorithm noise on FPGA speed performance and power

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Power Modeling and Characterization of Computing Devices: A Survey

Foundations and Trends in Electronic Design Automation
Compiling for power with ScalaPipe

Journal of Systems Architecture: the EUROMICRO Journal
Fast Design Exploration for Performance, Power and Accuracy Tradeoffs in FPGA-Based Accelerators

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a simultaneous resource allocation and binding algorithm for FPGA power minimization. To fully validate our methodology and result, our work targets a real FPGA architecture 驴 Altera Stratix FPGA [2], which includes generic logic elements, DSP cores, and memories, etc. We design a high-level power estimator for this architecture and evaluate its estimation accuracy against a commercial gate-level power estimator 驴 Quartus II PowerPlay Analyzer [1]. During the synthesis stage, we pay special attention to interconnections and multiplexers. We concentrate on resource allocation and binding tasks because they are the key steps to determine the interconnections. We use a novel approach to explore the design space. Experimental results show that our high-level power estimator is 8.7% away from PowerPlay Analyzer. Meanwhile, we are able to achieve a significant amount of power reduction (32%) with better circuit speed (16%) compared to a traditional resource allocation and binding algorithm.