Clock Skew Scheduling with Delay Padding for Prescribed Skew Domains

Authors:
Chuan Lin; Hai Zhou
Affiliations:
Magma Design Autom., Santa Clara, CA;-
Venue:
ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Year:
2007

Citing 0
Cited 13

Gate sizing by Lagrangian relaxation revisited

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
A Fast Gate-Level Register Relocation Method for Circuit Size Reduction in General-Synchronous Framework

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Gate sizing by Lagrangian relaxation revisited

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Retiming and time borrowing: optimizing high-performance pulsed-latch-based circuits

Proceedings of the 2009 International Conference on Computer-Aided Design
Pulse width allocation and clock skew scheduling: optimizing sequential circuits based on pulsed latches

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A fast heuristic algorithm for multidomain clock skew scheduling

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network

Proceedings of the Conference on Design, Automation and Test in Europe
Multicore parallelization of min-cost flow for CAD applications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009
Network flow-based simultaneous retiming and slack budgeting for low power design

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Optimal multi-domain clock skew scheduling

Proceedings of the 48th Design Automation Conference
Design and Analysis of a Robust Carbon Nanotube-Based Asynchronous Primitive Circuit

ACM Journal on Emerging Technologies in Computing Systems (JETC)
PushPull: short path padding for timing error resilient circuits

Proceedings of the 2013 ACM international symposium on International symposium on physical design
SmipRef: An efficient method for multi-domain clock skew scheduling

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Clock skew scheduling is a technique that intentionally introduces skews to memory elements to improve the performance of a sequential circuit. It was shown in (Ravindran, 2003) that the full optimization potential of clock skew scheduling can be reliably implemented using a few skew domains. In this paper we present an optimal skew scheduling algorithm for sequential circuits with flip-flops. Given a finite set of prescribed skew domains, the algorithm finds a domain assignment for each flip-flop such that the clock period is minimized with possible delay padding. Experimental results validate the efficiency of our algorithm and show 17% improvement on average in clock period.