Sorter based permutation units for media-enhanced microprocessors

Authors:
Giorgos Dimitrakopoulos;Christos Mavrokefalidis;Kostas Galanopoulos;Dimitris Nikolos
Affiliations:
Technology and Computer Architecture Laboratory, Computer Engineering and Informatics Department, University of Patras, Patras, Greece;Technology and Computer Architecture Laboratory, Computer Engineering and Informatics Department, University of Patras, Patras, Greece;Technology and Computer Architecture Laboratory, Computer Engineering and Informatics Department, University of Patras, Patras, Greece;Technology and Computer Architecture Laboratory, Computer Engineering and Informatics Department, University of Patras, Patras, Greece
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2007

Citing 10
Cited 1

Introduction to algorithms

Introduction to algorithms
How Multimedia Workloads Will Change Processor Design

Computer
Challenges to Combining General-Purpose and Multimedia Processors

Computer
Cryptography Efficient Permutation Instructions for Fast Software

IEEE Micro
Bit Permutation Instructions for Accelerating Software Cryptography

ASAP '00 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors
Notes on merging networks (Prelimiary Version)

STOC '82 Proceedings of the fourteenth annual ACM symposium on Theory of computing
Fast Subword Permutation Instructions Using Omega and Flip Network Stages

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications

ICCD '01 Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors
Bit permutation instructions: architecture, implementation, and cryptographic properties

Bit permutation instructions: architecture, implementation, and cryptographic properties
Digital Circuit Optimization via Geometric Programming

Operations Research

Exploring the design space of programmable regular expression matching accelerators

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Single or multibit subword permutations are useful in many multimedia and cryptographic applications. Several specialized instructions have been proposed to handle the required data rearrangements. In this paper, we examine the hardware implementation of the powerful permutation instruction group (GRP). The design of the proposed permutation unit is based on the functionality of sorting networks. Two variants of the sorter-based GRP unit are introduced and analyzed and their energy-delay behavior is investigated using static CMOS implementations in a 130-nm CMOS technology.