Heuristic power/ground network and floorplan co-design method

Authors:
Xiaoyi Wang;Jin Shi;Yici Cai;Xianlong Hong
Affiliations:
Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Tsinghua University, Beijing, China
Venue:
Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Year:
2008

Citing 6
Cited 2

Design and analysis of power distribution networks in PowerPC microprocessors

DAC '98 Proceedings of the 35th annual Design Automation Conference
Integrated power supply planning and floorplanning

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Efficient power/ground network analysis for power integrity-driven design methodology

Proceedings of the 41st annual Design Automation Conference
Floorplan and power/ground network co-synthesis for fast design convergence

Proceedings of the 2006 international symposium on Physical design
Power grid physics and implications for CAD

Proceedings of the 43rd annual Design Automation Conference

Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs

Proceedings of the 2009 International Conference on Computer-Aided Design
PS-FPG: pattern selection based co-design of floorplan and power/ground network with wiring resource optimization

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

It's a trend to consider power supply integrity at early stage to improve the design quality. In this paper, we propose a novel algorithm to optimize floorplan together with P/G network. Compared with previous methods, our algorithm can search the floorplan space more efficiently and therefore lead to better results. Further, we also propose a smart heuristic method to build P/G mesh grid with optimized topology. Experimental results show our method can speedup the floorplanning process by about 10 times and reduce the routing area of P/G network while maintaining the floorplan quality and P/G integrity.