Variability of flip-flop timing at sub-threshold voltages

Authors:
Niklas Lotze;Maurits Ortmanns;Yiannos Manoli
Affiliations:
University of Freiburg, Freiburg, Germany;University of Freiburg, Freiburg, Germany;University of Freiburg, Freiburg, Germany
Venue:
Proceedings of the 13th international symposium on Low power electronics and design
Year:
2008

Citing 5
Cited 3

Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy

ARVLSI '01 Proceedings of the 2001 Conference on Advanced Research in VLSI
Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Optimization of scannable latches for low energy

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
Analysis and mitigation of variability in subthreshold design

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Variation-driven device sizing for minimum energy sub-threshold circuits

Proceedings of the 2006 international symposium on Low power electronics and design

Slew-aware clock tree design for reliable subthreshold circuits

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Performance Analysis of On-Chip Communication Structures under Device Variability

International Journal of Embedded and Real-Time Communication Systems
Variability-aware design of energy-delay optimal linear pipelines operating in the near-threshold regime and above

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

The design of sub-threshold circuits is especially challenging due to the massive impact of process variations. These variabilities also heavily affect circuit timing, a problem only considered concerning combinational gates so far. In this paper the effects of process variations on flip-flop timing at sub-threshold voltages are analyzed based on extensive monte-carlo simulations. The results show that the usual timing-optimal definition of timing parameters needs to be replaced by a reliability-driven approach. The model is validated for sub- and near-threshold supply voltages and an approach for energy-optimal sizing is presented.