Timing optimization on mapped circuits

  • Authors:
  • Ko Yoshikawa;Hiroshi Ichiryu;Hisato Tanishita;Sigenobu Suzuki;Nobuyoshi Nomizu;Akira Kondoh

  • Affiliations:
  • NEC Corporation, 1-10 Nisshin-cho, Fuchu-city, Tokyo, Japan;NEC Corporation, 1-10 Nisshin-cho, Fuchu-city, Tokyo, Japan;NEC Corporation, 1-10 Nisshin-cho, Fuchu-city, Tokyo, Japan;NEC Corporation, 1-10 Nisshin-cho, Fuchu-city, Tokyo, Japan;NEC Corporation, 1-10 Nisshin-cho, Fuchu-city, Tokyo, Japan;NEC Corporation, 1-10 Nisshin-cho, Fuchu-city, Tokyo, Japan and NEC Engineering Corp.

  • Venue:
  • DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
  • Year:
  • 1991

Quantified Score

Hi-index 0.03

Visualization

Abstract