An efficient layout style for 2-metal CMOS leaf cells and their automatic generation

Authors:
Chi-Yi Hwang;Yung-Ching Hsieh;Youn-Long Lin;Yu-Chin Hsu
Affiliations:
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, R.O.C.;Computer and Communication Laboratories, Industrial Technology Research Institute, Hsin-Chu, Taiwan 31015, R.O.C.;Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, R.O.C.;Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, R.O.C.
Venue:
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Year:
1991

CMOS 3 cell library

CMOS 3 cell library
The layout synthesizer: an automatic Netlist-to-Layout system

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
GENAC: an automatic cell synthesis tool

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
LiB: a cell layout generator

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
A high packing density module generator for CMOS logic cells

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Wire routing by optimizing channel assignment within large apertures

DAC '71 Proceedings of the 8th Design Automation Workshop
Transistor placement and interconnect algorithms for leaf cell synthesis

EURO-DAC '90 Proceedings of the conference on European design automation

Routing considerations in symbolic layout synthesis

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
HAL: heuristic algorithms for layout synthesis

ARVLSI '95 Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)

Hi-index	0.00