Unified convolutional/turbo decoder design using tile-based timing analysis of VA/MAP kernel

Authors:
Fan-Min Li;Cheng-Hung Lin;An-Yeu Wu
Affiliations:
Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.;Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.;Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2008

Citing 5
Cited 3

Memory optimization of MAP turbo decoder algorithms

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Digital Signal Processing for Multimedia Systems

Digital Signal Processing for Multimedia Systems
Combined Turbo and Convolutional Decoder Architecture for UMTS Wireless Applications

Proceedings of the 15th symposium on Integrated circuits and systems design
VLSI architectures for SISO-APP decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Area-efficient high-speed decoding schemes for turbo decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Area-efficient scalable map processor design for high-throughput multistandard convolutional turbo decoding

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A low-complexity turbo decoder architecture for energy-efficient wireless sensor networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reconfigurable Parallel Turbo Decoder Design for Multiple High-Mobility 4G Systems

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

To satisfy the advanced forward-error-correction (FEC) standards, in which the Convolutional code and Turbo code may co-exit, a prototype design of a unified Convolutional/Turbo decoder is proposed. In this paper, we systematically analyze the timing charts of both the Viterbi algorithm and the MAP algorithm. Then, three techniques, including Distribution, Pointer, and Parallel schemes, are introduced; they can be used as flexible tools in timing-chart analysis to either reduce memory size or to increase throughput rate. Furthermore, we propose a tile-based methodology to analyze the key features of timing charts, such as computing/memory units and hardware utilization. On the basis of the timing analysis, we developed a VA/MAP timing chart that has three modes (VA mode, MAP mode, and concurrent VA/MAP mode) by complementing the idle time of both VA and MAP decoding procedures. The new combined timing analysis helps us for constructing a unified component decoder with near 100% utilization rate of the processing element (PE) in both VA/MAP decoding functions. According to the triple-mode VA/MAP timing chart, we construct a triple-mode FEC kernel that can perform both Convolutional/Turbo decoding functions seamlessly for different communication systems. By integrating the FEC kernel with different size of memory, we can construct four types of FEC decoders for different application scenarios, such as 1) standalone Convolutional decoder (VA mode); 2) standalone Turbo decoder (MAP mode); 3) dual-mode Convolutional/Turbo decoder (VA mode and MAP mode); and 4) triple-mode Convolutional/Turbo decoder (VA mode, MAP mode, and concurrent VA/MAP mode). Finally, a prototyping FEC kernel processor that is compliant to 3GPP standard is verified in TSMC 0.18-µm CMOS process in the type of triple-mode FEC decoder.