Smooth dynamical systems which realize arithmetical and logical operations
Three decades of mathematical system theory
Introduction to VLSI Systems
Automatic Symbolic Verification of Embedded Systems
IEEE Transactions on Software Engineering
HSCC '98 Proceedings of the First International Workshop on Hybrid Systems: Computation and Control
Newtonian Arbiters Cannot be Proven Correct
Proceedings of the Second IFIP WG10.2/WG10.5 Workshop on Designing Correct Circuits
You Assume, We Guarantee: Methodology and Case Studies
CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
The d/dt Tool for Verification of Hybrid Systems
CAV '02 Proceedings of the 14th International Conference on Computer Aided Verification
Towards formal verification of analog designs
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Verifying analog oscillator circuits using forward/backward abstraction refinement
Proceedings of the conference on Design, automation and test in Europe: Proceedings
A symbolic methodology for the verification of analog and mixed signal designs
Proceedings of the conference on Design, automation and test in Europe
Anomalous Behavior of Synchronizer and Arbiter Circuits
IEEE Transactions on Computers
Circuit Level Verification of a High-Speed Toggle
FMCAD '07 Proceedings of the Formal Methods in Computer Aided Design
Combining Symbolic Simulation and Interval Arithmetic for the Verification of AMS Designs
FMCAD '07 Proceedings of the Formal Methods in Computer Aided Design
Faster projection based methods for circuit level verification
Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Review: Formal verification of analog and mixed signal designs: A survey
Microelectronics Journal
PHAVer: algorithmic verification of hybrid systems past hytech
HSCC'05 Proceedings of the 8th international conference on Hybrid Systems: computation and control
Proving Newtonian arbiters Correct, almost surely
DCC'96 Proceedings of the 3rd international conference on Designing Correct Circuits
ATVA '09 Proceedings of the 7th International Symposium on Automated Technology for Verification and Analysis
Formal verification of analog circuit parameters across variation utilizing SAT
Proceedings of the Conference on Design, Automation and Test in Europe
| Hi-index | 0.00 |
This paper presents the verification of an asynchronous arbiter modeled at the circuit level with non-linear ordinary differential equations. We use Brockett's annulus to represent the allowed families of continuous waveforms for input and output signals and show that the metastability filter of the arbiter can be understood as a "Brockett annulus transformer." Improvements to the Coho verification tool are described that reduce the over approximation errors when working with non-convex reachable regions. The verification shows that the arbiter observes a four-phase handshake protocol with its clients and maintains mutual exclusion. We also show several liveness properties including bounded time response to uncontested requests and that grants are issued fairly.