On-demand transparency for improving hardware Trojan detectability

Authors:
Rajat Subhra Chakraborty;Somnath Paul;Swarup Bhunia
Affiliations:
Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA;Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA;Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA
Venue:
HST '08 Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust
Year:
2008

Citing 0
Cited 7

Power supply signal calibration techniques for improving detection resolution to hardware Trojans

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Trojan Side-Channels: Lightweight Hardware Trojans through Side-Channel Engineering

CHES '09 Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems
MERO: A Statistical Approach for Hardware Trojan Detection

CHES '09 Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems
MOLES: malicious off-chip leakage enabled by side-channels

Proceedings of the 2009 International Conference on Computer-Aided Design
A Trojan-resistant system-on-chip bus architecture

MILCOM'09 Proceedings of the 28th IEEE conference on Military communications
Detecting Trojans through leakage current analysis using multiple supply pad IDDQS

IEEE Transactions on Information Forensics and Security
A sensitivity analysis of power signal methods for detecting hardware Trojans under real process and environmental conditions

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Malevolent Trojan circuits inserted by layout modifications in an IC at untrustworthy fabrication facilities are difficult to detect by traditional post-manufacturing testing. In this paper, we develop a novel low-overhead design methodology that facilitates the detection of inserted Trojan hardware in an IC through logic testing. As a byproduct, it also increases the security of the design by design obfuscation. Application of the proposed design methodology to an 8-bit RISC processor and a JPEG encoder resulted in improvement in Trojan detection probability significantly. It also obfuscated the design with verification mismatch for 90% of the verification points, while incurring moderate area, power and delay overheads.