Towards evolving industry-feasible intrinsic variability tolerant CMOS designs

Authors:
James Alfred Walker;James A. Hilder;Andy M. Tyrrell
Affiliations:
Intelligent Systems Group, Department of Electronics, University of York, Heslington, York, UK;Intelligent Systems Group, Department of Electronics, University of York, Heslington, York, UK;Intelligent Systems Group, Department of Electronics, University of York, Heslington, York, UK
Venue:
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Year:
2009

Citing 12
Cited 8

Solid state electronic devices

Solid state electronic devices
The effect of polysilicon grain boundaries on MOS based devices

INFOS'99 Proceedings of the 11th biennial conference on on Insulating films on semiconductors
Automated Analog Circuit Sythesis Using a Linear Representation

ICES '98 Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware
Cartesian Genetic Programming

Proceedings of the European Conference on Genetic Programming
Power Dissipation Reductions with Genetic Algorithms

EH '03 Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware
High-performance CMOS variability in the 65-nm regime and beyond

IBM Journal of Research and Development - Advanced silicon technology
High-speed, low-leakage integrated circuits: An evolutionary algorithm perspective

Journal of Systems Architecture: the EUROMICRO Journal
A new crossover technique for Cartesian genetic programming

Proceedings of the 9th annual conference on Genetic and evolutionary computation
Optimising variability tolerant standard cell libraries

CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
A fast and elitist multiobjective genetic algorithm: NSGA-II

IEEE Transactions on Evolutionary Computation
The High-k Solution

IEEE Spectrum
The invention of CMOS amplifiers using genetic programming and current-flow analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Cartesian genetic programming

Proceedings of the 11th Annual Conference Companion on Genetic and Evolutionary Computation Conference: Late Breaking Papers
Cartesian genetic programming

Proceedings of the 12th annual conference companion on Genetic and evolutionary computation
GECCO 2011 tutorial: cartesian genetic programming

Proceedings of the 13th annual conference companion on Genetic and evolutionary computation
A self-scaling instruction generator using cartesian genetic programming

EuroGP'11 Proceedings of the 14th European conference on Genetic programming
The evolution of standard cell libraries for future technology nodes

Genetic Programming and Evolvable Machines
GECCO 2012 tutorial: cartesian genetic programming

Proceedings of the 14th annual conference companion on Genetic and evolutionary computation
Open-ended evolution to discover analogue circuits for beyond conventional applications

Genetic Programming and Evolvable Machines
GECCO 2013 tutorial: cartesian genetic programming

Proceedings of the 15th annual conference companion on Genetic and evolutionary computation

Quantified Score

Hi-index	0.00

Visualization

Abstract

As the size of CMOS devices is approaching the atomic level, the increasing intrinsic device variability is leading to higher failure rates in conventional CMOS designs. This paper introduces a design tool capable of evolving CMOS topologies using a modified form of Cartesian Genetic Programming and a multi-objective strategy. The effect of intrinsic variability within the design is then analysed using statistically enhanced SPICE models based on 3D-atomistic simulations. The goal is to produce industry-feasible topology designs which are more tolerant to the random fluctuations that will be prevalent in future technology nodes. The results show evolved XOR and XNOR CMOS topologies and compare the impact of threshold voltage variation on the evolved designs with those from a standard cell library.