Sleep transistor sizing and adaptive control for supply noise minimization considering resonance

Authors:
Jie Gu;Hanyong Eom;John Keane;Chris H. Kim
Affiliations:
University of Minnesota, Electrical and Computer Engineering, Minneapolis, MN;University of Minnesota, Electrical and Computer Engineering, Minneapolis, MN;University of Minnesota, Electrical and Computer Engineering, Minneapolis, MN;University of Minnesota, Electrical and Computer Engineering, Minneapolis, MN
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2009

Citing 8
Cited 0

Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique

Proceedings of the 39th annual Design Automation Conference
On-Chip Decoupling Capacitor Optimization for Noise and Leakage Reduction

SBCCI '03 Proceedings of the 16th symposium on Integrated circuits and systems design
Keeping hot chips cool

Proceedings of the 42nd annual Design Automation Conference
Leakage control through fine-grained placement and sizing of sleep transistors

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Sleep transistor sizing using timing criticality and temporal currents

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Modeling and analysis of leakage induced damping effect in low voltage LSIs

Proceedings of the 2006 international symposium on Low power electronics and design
Towards a software approach to mitigate voltage emergencies

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Design and optimization of multithreshold CMOS (MTCMOS) circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The conventional sleep transistor sizing schemes do not consider the resonant supply noise which represents the worst-case supply disturbance. This paper investigates the impact of sleep transistor sizing on different on-chip noise components and shows that, contrary to the conventional wisdom, a larger sleep transistor is not always favored in term of performance when the resonant supply noise is taken into account. To minimize the worst-case supply noise, an optimal sizing scheme using an explicit noise and impedance model is developed and verified by benchmark circuits. Employing the proposed technique results in a reduction of the worst-case noise by 19%, as well as a saving of standby leakage and area overhead by 60% in comparison with conventional sizing scheme. In order to deal with the sporadic nature of the resonant, we propose an adaptive sleep transistor circuit which adjusts the size of sleep transistor on the fly to remove the DC noise penalty of the fixed sizing scheme. Simulation results on 32-nm CMOS technology are used to demonstrate the functionality and effectiveness of the proposed adaptive sizing circuits.