Low area/power synthesis using hybrid pass transistor/CMOS logic cells in standard cell-based design environment

Authors:
Shen-Fu Hsiao;Ming-Yu Tsai;Chia-Sheng Wen
Affiliations:
Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan;Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan;Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan
Venue:
IEEE Transactions on Circuits and Systems II: Express Briefs
Year:
2010

Citing 6
Cited 0

Logic synthesis for large pass transistor circuits

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
On the generation of multiplexer circuits for pass transistor logic

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Energy-Efficient, High Performance Circuits for Arithmetic Units

VLSID '08 Proceedings of the 21st International Conference on VLSI Design
Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
BDD decomposition for delay oriented pass transistor logic synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Synthesis of single/dual-rail mixed PTL/static logic for low-power applications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This brief presents a logic synthesis flow that depends on the popular Synopsys Design Compiler to perform logic translation and minimization based on the standard cell library with both pass transistor logic (PTL) and CMOS logic cells. The hybrid PTL/CMOS logic synthesis can generate appropriate circuits considering various design constraints. The proposed multilevel PTL logic cells are automatically constructed from only a few basic cells. Postlayout simulations with UMC 90-nm technology are presented based on the standard cell library with pure PTL, pure CMOS, or hybrid PTL/CMOS cells. Experimental results show that, in most cases, pure PTL circuits have smaller area and power, whereas CMOS circuits, in general, have smaller delay.