Performance evaluation of compiler controlled power saving scheme

Authors:
Jun Shirako;Munehiro Yoshida;Naoto Oshiyama;Yasutaka Wada;Hirofumi Nakano;Hiroaki Shikano;Keiji Kimura;Hironori Kasahara
Affiliations:
Dept. of Computer Science, Waseda University, Tokyo, Japan;Dept. of Computer Science, Waseda University, Tokyo, Japan;Dept. of Computer Science, Waseda University, Tokyo, Japan;Dept. of Computer Science, Waseda University, Tokyo, Japan;Dept. of Computer Science, Waseda University, Tokyo, Japan;Dept. of Computer Science, Waseda University, Tokyo, Japan and Central Research Laboratory, Hitachi, Ltd., Tokyo, Japan;Dept. of Computer Science, Waseda University, Tokyo, Japan;Dept. of Computer Science, Waseda University, Tokyo, Japan
Venue:
ISHPC'05/ALPS'06 Proceedings of the 6th international symposium on high-performance computing and 1st international conference on Advanced low power systems
Year:
2005

Citing 16
Cited 1

Parallel processing of near fine grain tasks using static scheduling OSCAR (optimally scheduled advanced multiprocessor)

Proceedings of the 1990 ACM/IEEE conference on Supercomputing
On the Automatic Parallelization of the Perfect Benchmarks®

IEEE Transactions on Parallel and Distributed Systems
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
High Performance Compilers for Parallel Computing

High Performance Compilers for Parallel Computing
Maximizing Multiprocessor Performance with the SUIF Compiler

Computer
Introducing the FR500 Embedded Microprocessor

IEEE Micro
A Multi-Grain Parallelizing Compilation Scheme for OSCAR (Optimally Scheduled Advanced Multiprocessor)

Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing
Dynamically Tuning Processor Resources with Adaptive Processing

Computer
Balanced energy optimization

Proceedings of the 2004 international symposium on Low power electronics and design
Formal online methods for voltage/frequency control in multiple clock domain microprocessors

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Parallel Processing using Data Localization for MPEG2 Encoding on OSCAR Chip Multiprocessor

IWIA '04 Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems
IBM Power5 Chip: A Dual-Core Multithreaded Processor

IEEE Micro
Compiler control power saving scheme for multi core processors

LCPC'05 Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing
Performance of OSCAR multigrain parallelizing compiler on SMP servers

LCPC'04 Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing
Hierarchical parallelism control for multigrain parallel processing

LCPC'02 Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing
μITRON-LP: power-conscious real-time OS based on cooperative voltage scaling for multimedia applications

IEEE Transactions on Multimedia

Fine-grained energy profiling for power-aware application design

ACM SIGMETRICS Performance Evaluation Review

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multicore processors, or chip multiprocessors, which allow us to realize low power consumption, high effective performance, good cost performance and short hardware/software development period, are attracting much attention. In order to achieve full potential of multicore processors, cooperation with a parallelizing compiler is very important. The latest compiler extracts multilevel parallelism, such as coarse grain task parallelism, loop parallelism and near fine grain parallelism, to keep parallel execution efficiency high. It also controls voltage and clock frequency of processors carefully to reduce energy consumption during execution of an application program. This paper evaluates performance of compiler controlled power saving scheme which has been implemented in OSCAR multigrain parallelizing compiler. The developed power saving scheme realizes voltage/ frequency control and power shutdown of each processor core during coarse grain task parallel processing. In performance evaluation, when static power is assumed as one-tenth of dynamic power, OSCAR compiler with the power saving scheme achieved 61.2 percent energy reduction for SPEC CFP95 applu without performance degradation on 4 processors and 87.4 percent energy reduction for mpeg2encode, 88.1 percent energy reduction for SPEC CFP95 tomcatv and 84.6 percent energy reduction for applu with real-time deadline constraint on 4 processors.