A revisit to voltage partitioning problem

Authors:
Tao Lin;Sheqin Dong;Bei Yu;Song Chen;Satoshi Goto
Affiliations:
Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Graduate School of IPS, Waseda University, Kitakyushu, Japan;Graduate School of IPS, Waseda University, Kitakyushu, Japan
Venue:
Proceedings of the 20th symposium on Great lakes symposium on VLSI
Year:
2010

Citing 13
Cited 3

TGFF: task graphs for free

Proceedings of the 6th international workshop on Hardware/software codesign
Power driven placement with layout aware supply voltage assignment for voltage island generation in Dual-Vdd designs

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
TAPHS: thermal-aware unified physical-level and high-level synthesis

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Timing-constrained and voltage-island-aware voltage assignment

Proceedings of the 43rd annual Design Automation Conference
Optimality study of resource binding with multi-Vdds

Proceedings of the 43rd annual Design Automation Conference
Voltage island aware floorplanning for power and timing optimization

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Post-placement voltage island generation

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
A provably good approximation algorithm for power optimization using multiple supply voltages

Proceedings of the 44th annual Design Automation Conference
Voltage island-driven floorplanning

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Network flow-based power optimization under timing constraints in MSV-driven floorplanning

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Post-floorplanning power/ground ring synthesis for multiple-supply-voltage designs

Proceedings of the 2009 international symposium on Physical design
Application-driven voltage-island partitioning for low-power system-on-chip design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Postplacement Voltage Island Generation

ACM Transactions on Design Automation of Electronic Systems (TODAES)
The approximation scheme for peak power driven voltage partitioning

Proceedings of the International Conference on Computer-Aided Design
Fast approximation for peak power driven voltage partitioning in almost linear time

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

We revisit voltage partitioning problem when the mapped voltages of functional units are predetermined. If energy consumption is estimated by formulation E=CV2,a published work claimed this problem was NP-hard. We clarify that it is polynomial solvable, then propose an optimal algorithm, its time complexity is O(nk+k2d) which is best so far, where n, k, and d are respectively the numbers of functional units, available supply voltages, and voltages employed in the final design. In reality, considering leakage power the energy-voltage curve is not simply monotonically increasing and there is still no optimal polynomal polynomial time algorithm. However, under the assumption that energy-voltage curve is quasiconvex, which is also a good approximation to actual situation, the optimal solution can be got in time O(nk2). Experimental results show that our algorithms are more efficient than previous works.