VariPipe: low-overhead variable-clock synchronous pipelines

Authors:
Navid Toosizadeh;Safwat G. Zaky;Jianwen Zhu
Affiliations:
Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada;Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada;Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada
Venue:
ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Year:
2009

Citing 10
Cited 0

Micropipelines

Communications of the ACM
Telescopic units: increasing the average throughput of pipelined designs by adaptive latency control

DAC '97 Proceedings of the 34th annual Design Automation Conference
Instruction fetch energy reduction using loop caches for embedded applications with small tight loops

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Making Typical Silicon Matter with Razor

Computer
Uniprocessor Performance Enhancement through Adaptive Clock Frequency Control

IEEE Transactions on Computers
A fully-automated desynchronization flow for synchronous circuits

Proceedings of the 44th annual Design Automation Conference
MOUSETRAP: high-speed transition-signaling asynchronous pipelines

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Automatic architecture refinement techniques for customizing processing elements

Proceedings of the 45th annual Design Automation Conference
Asynchronous Interconnect for Synchronous SoC Design

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

Synchronous pipelines usually have a fixed clock frequency determined by the worst-case process-voltage-temperature (PVT) analysis of the most critical path. Higher operating frequencies are possible under typical PVT conditions, especially when the most critical path is not triggered. This paper introduces a design methodology that uses asynchronous design to generate the clock of a synchronous pipeline. The result is a variable clock period that changes cycle-by-cycle according to the current operations in the pipeline and the current PVT conditions. The paper also presents a simple design flow to implement variable-clock systems with standard cells using conventional synchronous design tools. The variable-clock pipeline technique has been tested on a 32-bit microprocessor in 90nm technology. Post-layout simulations with three sets of benchmarks demonstrate that the variable-clock processor has a two-fold performance advantage over its fixed-clock counterpart. The overhead of the added clock generation circuit is merely 2.6% in area and 3% in energy consumption, compared to an earlier proposal that costs 100% overhead.