A multi level testability assistant for VLSI design

Authors:
M. Bombana;G. Buonanno;P. Cavalloro;D. Sciuto;G. Zaza
Affiliations:
-;-;-;-;-
Venue:
EURO-DAC '92 Proceedings of the conference on European design automation
Year:
1992

Citing 7
Cited 0

Logic testing and design for testability

Logic testing and design for testability
Testability Conditions for Bilateral Arrays of Combinational Cells

IEEE Transactions on Computers
VLSI array processors

VLSI array processors
On Functional Testing of Array Processors

IEEE Transactions on Computers
Easily Testable Iterative Logic Arrays

IEEE Transactions on Computers
Test Generation for Iterative Logic Arrays Based on an N-Cube of Cell States Model

IEEE Transactions on Computers
SCOAP: Sandia controllability/observability analysis program

DAC '80 Proceedings of the 17th Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract