Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS

Authors:
Hamed F. Dadgour;Muhammad M. Hussain;Casey Smith;Kaustav Banerjee
Affiliations:
University of California, Santa Barbara;King Abdullah University of Science and Technology, Thuwal, Saudi Arabia;SEMATECH, Austin, TX;University of California, Santa Barbara
Venue:
Proceedings of the 47th Design Automation Conference
Year:
2010

Citing 4
Cited 3

Fundamentals of modern VLSI devices

Fundamentals of modern VLSI devices
Design and analysis of hybrid NEMS-CMOS circuits for ultra low-power applications

Proceedings of the 44th annual Design Automation Conference
Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage

Proceedings of the 2009 International Conference on Computer-Aided Design

A new paradigm in the design of energy-efficient digital circuits using laterally-actuated double-gate NEMs

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
A case for NEMS-based functional-unit power gating of low-power embedded microprocessors

Proceedings of the 48th Design Automation Conference
From Transistors to NEMS: Highly Efficient Power-Gating of CMOS Circuits

ACM Journal on Emerging Technologies in Computing Systems (JETC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Nano-Electro-Mechanical Switches (NEMS) are among the most promising emerging devices due to their near-zero subthreshold-leakage currents. This paper reports device fabrication and modeling, as well as novel logic gate design using "laterally-actuated double-electrode NEMS" structures. The new device structure has several advantages over existing NEMS architectures such as being immune to impact bouncing and release vibrations (unlike a vertically-actuated NEMS) and offer higher flexibility to implement compact logic gates (unlike a single-electrode NEMS). A comprehensive analytical framework is developed to model different properties of these devices by solving the Euler-Bernoulli's beam equation. The proposed model is validated using measurement data for the fabricated devices. It is shown that by ignoring the non-uniformity of the electrostatic force distribution, the existing models "underestimate" the actual value of Vpull-in and Vpull-out. Furthermore, novel energy efficient NEMS-based circuit topologies are introduced to implement compact inverter, NAND, NOR and XOR gates. For instance, the proposed XOR gate can be implemented by using only two NEMS devices compared to that of a static CMOS-based XOR gate that requires at least 10 transistors.