A new paradigm in the design of energy-efficient digital circuits using laterally-actuated double-gate NEMs

Authors:
Hamed Dadgour;Muhammad M. Hussain;Kaustav Banerjee
Affiliations:
University of California, Santa Barbara, Santa Barbara, CA, USA;King Abdullah University of Science and Technology, Thuwal, Saudi Arabia;SEMATECH, Austin, TX, USA
Venue:
Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Year:
2010

Citing 6
Cited 1

Fundamentals of modern VLSI devices

Fundamentals of modern VLSI devices
Design and analysis of hybrid NEMS-CMOS circuits for ultra low-power applications

Proceedings of the 44th annual Design Automation Conference
Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Integrated circuit design with NEM relays

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage

Proceedings of the 2009 International Conference on Computer-Aided Design
Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS

Proceedings of the 47th Design Automation Conference

Weighted area technique for electromechanically enabled logic computation with cantilever-based NEMS switches

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Nano-Electro-Mechanical Switches (NEMS) offer the prospect of improved energy-efficiency in digital circuits due to their near-zero subthreshold leakage and extremely low subthreshold swing values. Among the different approaches of implementing NEMS, laterally-actuated double-gate NEMS devices have attracted much attention as they provide unique and exciting circuit design opportunities. For instance, this paper demonstrates that compact XOR/XNOR gates can be implemented using only two such NEMS transistors. While this in itself is a major improvement, its implications for minimizing Boolean functions using Karnaugh maps (K-maps) are even more significant. In the standard K-map technique, which is used in digital circuit design, adjacent "1s" (minterms) are grouped only in horizontal and/or vertical directions; the diagonal (or zig-zag) grouping of adjacent "1s" is not an option due to the absence of compact XOR/XNOR gates. However, this work demonstrates, for the first time ever, that in lateral double-gate NEMS-based circuits, grouping of minterms is possible in horizontal and vertical as well as diagonal fashions. This is because the diagonal groupings of minterms require XOR/XNOR operations, which are available in such NEMS-based circuits at minimal costs. This novel design paradigm facilitates more compact implementations of Boolean functions and thus, considerably improves their energy-efficiency. For example, a lateral NEMS-based full-adder is implemented using less than half the number of transistors, which is required by a CMOS-based full-adder. Furthermore, circuit simulations are performed to evaluate the energy-efficiencies of the NEMS-based 32-bit carry-save adders compared to their standard CMOS-based counterparts.