Demonstration of an in-band reconfiguration data distribution and network node reconfiguration

Authors:
Uwe Proß;Sebastian Goller;Erik Markert;Michael Jüttner;Jan Langer;Ulrich Heinkel;Joachim Knäblein;Axel Schneider
Affiliations:
Core Mountains GmbH, Chemnitz, Germany;Core Mountains GmbH, Chemnitz, Germany;Chemnitz University of Technology;Chemnitz University of Technology;Chemnitz University of Technology;Chemnitz University of Technology;Alcatel-Lucent, Nuremberg, Germany;Alcatel-Lucent, Nuremberg, Germany
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2010

Citing 7
Cited 1

Reconfigurable computing: a survey of systems and software

ACM Computing Surveys (CSUR)
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration

Proceedings of the 39th annual Design Automation Conference
Using On-Chip Configurable Logic to Reduce Embedded System Software Energy

FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
A Versatile Framework for FPGA Field Updates: An Application of Partial Self-Reconfiguation

RSP '03 Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03)
Dynamic Reconfiguration of Real-Time Network Interfaces

PARELEC '04 Proceedings of the international conference on Parallel Computing in Electrical Engineering
An Industrial/Academic Configurable System-on-Chip Project (CSoC): Coarse-Grain XXP-/Leon-Based Architecture Integration

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system

Proceedings of the conference on Design, automation and test in Europe

Application space exploration of a heterogeneous run-time configurable digital signal processor

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper describes the implementation of an FPGA prototype of an application based on embedded ASIC technology. The overall goal is to implement a system that can monitor an Ethernet data stream and extracts configuration data marked by the EtherType field in the Ethernet header. For evaluation the application is implemented on a prototype consisting of two XILINX FPGA boards. Since the target platform is an ASIC with embedded reconfigurable architectures the prototype is divided in the corresponding parts. One board emulates the embedded reconfigurable architecture that contains the Ethernet MAC. Ethernet packets can reconfigure this MAC. The second board emulates the static part of the application that controls the reconfiguration process.