PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks

Authors:
Johnnie Chan;Gilbert Hendry;Aleksandr Biberman;Keren Bergman;Luca P. Carloni
Affiliations:
Columbia University, New York, NY;Columbia University, New York, NY;Columbia University, New York, NY;Columbia University, New York, NY;Columbia University, New York, NY
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2010

Citing 9
Cited 8

Orion: a power-performance simulator for interconnection networks

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Interconnect-power dissipation in a microprocessor

Proceedings of the 2004 international workshop on System level interconnect prediction
Heterogeneous Modelling of an Optical Network-on-Chip with SystemC

RSP '05 Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping
On-Chip Optical Technology in Future Bus-Based Multicore Designs

IEEE Micro
On the Design of a Photonic Network-on-Chip

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Corona: System Implications of Emerging Nanophotonic Technology

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics

IEEE Micro
Photonic NoCs: System-Level Design Exploration

IEEE Micro

Circuit-Switched Memory Access in Photonic Interconnection Networks for High-Performance Embedded Computing

Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Abstract modelling of switching elements for optical networks-on-chip with technology platform awareness

Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip
Time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessors

Journal of Parallel and Distributed Computing
Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance

Proceedings of the 48th Design Automation Conference
A latency simulator for many-core systems

Proceedings of the 44th Annual Simulation Symposium
Improvements to the structural simulation toolkit

Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques
A photonic network on chip with CDMA links

VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test
PASTIS: a photonic arbitration with scalable token injection scheme

ACM SIGARCH Computer Architecture News - ACM SIGARCH Computer Architecture News/HEART '12

Quantified Score

Hi-index	0.00

Visualization

Abstract

Recent developments have shown the possibility of leveraging silicon nanophotonic technologies for chip-scale interconnection fabrics that deliver high bandwidth and power efficient communications both on- and off-chip. Since optical devices are fundamentally different from conventional electronic interconnect technologies, new design methodologies and tools are required to exploit the potential performance benefits in a manner that accurately incorporates the physically different behavior of photonics. We introduce PhoenixSim, a simulation environment for modeling computer systems that incorporates silicon nanophotonic devices as interconnection building blocks. PhoenixSim has been developed as a cross-discipline platform for studying photonic interconnects at both the physical-layer level and at the architectural and system levels. The broad scope at which modeled systems can be analyzed with PhoenixSim provides users with detailed information into the physical feasibility of the implementation, as well as the network and system performance. Here, we describe details about the implementation and methodology of the simulator, and present two case studies of silicon nanophotonic-based networks-on-chip.