VAPRES: a virtual architecture for partially reconfigurable embedded systems

Authors:
Abelardo Jara-Berrocal;Ann Gordon-Ross
Affiliations:
University of Florida, Gainesville, FL;University of Florida, Gainesville, FL
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2010

Citing 5
Cited 3

Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture

ASYNC '06 Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems
Run-time integration of reconfigurable video processing systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications

Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications

Deployment of Run-Time Reconfigurable Hardware Coprocessors Into Compute-Intensive Embedded Applications

Journal of Signal Processing Systems
Dynamic objects: Supporting fast and easy run-time reconfiguration in FPGAs

Journal of Systems Architecture: the EUROMICRO Journal
Simulation-based functional verification of dynamically reconfigurable systems

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Due to the runtime flexibility offered by field programmable gate arrays (FPGAs), FPGAs are popular devices for stream processing systems, since many stream processing applications require runtime adaptability (i.e. throughput, data transformations, etc.). FPGAs can offer this adaptability through runtime assembly of stream processing systems that are decomposed into hardware modules. Runtime hardware module assembly consists of dynamic hardware module replacement and hardware module communication reconfiguration. In this paper, we architect a flexible base embedded system amenable to runtime assembly of stream processing systems using custom communication architecture with dynamic streaming channel establishment between hardware modules. We present a hardware module swapping methodology that replaces hardware modules without stream processing interruption. Finally, we formulate two design flows, system and application construction, to provide system and application designer assistance.