Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures

Authors:
Jun Zhu;Ingo Sander;Axel Jantsch
Affiliations:
Royal Institute of Technology, Stockholm, Sweden;Royal Institute of Technology, Stockholm, Sweden;Royal Institute of Technology, Stockholm, Sweden
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 7
Cited 6

Static scheduling of synchronous data flow programs for digital signal processing

IEEE Transactions on Computers
Software Synthesis from Dataflow Graphs

Software Synthesis from Dataflow Graphs
Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks

Journal of VLSI Signal Processing Systems
Programming Models for Hybrid FPGA-CPU Computational Components: A Missing Link

IEEE Micro
A General Framework for Analysing System Properties in Platform-Based Embedded System Designs

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs

Proceedings of the 43rd annual Design Automation Conference
Quality of service guarantees in virtual circuit switched networks

IEEE Journal on Selected Areas in Communications

Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs

Proceedings of the Conference on Design, Automation and Test in Europe
Constrained global scheduling of streaming applications on MPSoCs

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Performance Analysis of Reconfigurations in Adaptive Real-Time Streaming Applications

ACM Transactions on Embedded Computing Systems (TECS)
Communication-aware Heterogeneous Multiprocessor Mapping for Real-time Streaming Systems

Journal of Signal Processing Systems
High-performance and low-energy buffer mapping method for multiprocessor DSP systems

ACM Transactions on Embedded Computing Systems (TECS)
Symmetry breaking for multi-criteria mapping and scheduling on multicores

FORMATS'13 Proceedings of the 11th international conference on Formal Modeling and Analysis of Timed Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We address the problem of real-time streaming applications scheduling on hybrid CPU/FPGA architectures. The main contribution is a two-step approach to minimize the buffer requirement for streaming applications with throughput guarantees. A novel declarative way of constraint based scheduling for real-time hybrid SW/HW systems is proposed, while the application throughput is guaranteed by periodic phases in execution. We use a voice-band modem application to exemplify the scheduling capabilities of our method. The experimental results show the advantages of our techniques in both less buffer requirement and higher throughput guarantees compared to the traditional PAPS method.