Programming Models for Hybrid FPGA-CPU Computational Components: A Missing Link

Authors:
David Andrews;Douglas Niehaus;Razali Jidin;Michael Finley;Wesley Peck;Michael Frisbie;Jorge Ortiz;Ed Komp;Peter Ashenden
Affiliations:
University of Kansas;University of Kansas;University of Kansas;University of Kansas;University of Kansas;University of Kansas;University of Kansas;University of Kansas;Ashenden Designs
Venue:
IEEE Micro
Year:
2004

Citing 7
Cited 16

Programming with POSIX threads

Programming with POSIX threads
What's Ahead for Embedded Software?

Computer
Rosetta: Semantic Support for Model-Centered Systems-Level Design

Computer
Stream-Oriented FPGA Computing in the Streams-C High Level Language

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
A Firm Real-Time System Implementation using Commercial Off-the-Shelf Hardware and Free Software

RTAS '98 Proceedings of the Fourth IEEE Real-Time Technology and Applications Symposium
SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
Programming Models for Hybrid CPU/FPGA Chips

Computer

Evaluation of the Hybrid Multithreading Programming Model using Image Processing Transforms

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Seamless Hardware-Software Integration in Reconfigurable Computing Systems

IEEE Design & Test
HybridOS: runtime support for reconfigurable accelerators

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Visions for application development on hybrid computing systems

Parallel Computing
Hardware-accelerated components for hybrid computing systems

Proceedings of the 2008 compFrame/HPC-GECO workshop on Component based high performance
Online Task Scheduling for Heterogeneous Reconfigurable Systems

Computer Supported Cooperative Work in Design IV
Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs

Proceedings of the Conference on Design, Automation and Test in Europe
Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures

Proceedings of the Conference on Design, Automation and Test in Europe
Architectural support for multithreading on reconfigurable hardware

ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Applying frame layout to hardware design in FPGA for seamless support of cross calls in CPU-FPGA coupling architecture

Microprocessors & Microsystems
Reduce SW/HW migration efforts by a RTOS in Multi-FPGA systems

CSCWD'05 Proceedings of the 9th international conference on Computer Supported Cooperative Work in Design II
The role of algebraic models and type-2 theory of effectivity in special purpose processor design

CiE'06 Proceedings of the Second conference on Computability in Europe: logical Approaches to Computational Barriers
Toward scalable Web systems on multicore clusters: making use of virtual machines

The Journal of Supercomputing
Multithreading on reconfigurable hardware: An architectural approach

Microprocessors & Microsystems
An environment for (re)configuration and execution management of heterogeneous flexible radio platforms

Microprocessors & Microsystems
Rainbow: an operating system for software-hardware multitasking on dynamically partially reconfigurable FPGAs

International Journal of Reconfigurable Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Emerging hybrid chips containing CPU and FPGA components are an exciting new development promising commercial off-the-shelf economies of scale, while also supporting hardware customization.