Convex piecewise-linear modeling method for circuit optimization via geometric programming

Authors:
Jintae Kim;Lieven Vandenberghe;Chih-Kong Ken Yang
Affiliations:
Agilent Technologies, Santa Clara, CA;Department of Electrical Engineering, University of California, Los Angeles, CA;Department of Electrical Engineering, University of California, Los Angeles, CA
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2010

Citing 11
Cited 1

Design of pipeline analog-to-digital converters via geometric programming

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Convex Optimization

Convex Optimization
Generalized Posynomial Performance Modeling

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Techniques for improving the accuracy of geometric-programming based analog circuit design optimization

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Digital Circuit Optimization via Geometric Programming

Operations Research
Simulation-based reusable posynomial models for MOS transistor parameters

Proceedings of the conference on Design, automation and test in Europe
Regular analog/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Template-free symbolic performance modeling of analog circuits via canonical-form functions and genetic programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Optimal design of a CMOS op-amp via geometric programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A Geometric Programming-Based Worst Case Gate Sizing Method Incorporating Spatial Correlation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

A convex macromodeling of dynamic comparator for analog circuit synthesis

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper presents a new method for fitting a convex piecewise-linear function to a given set of data, which can serve as an empirical modeling framework for circuit optimization via geometric programming. The method iteratively solves a series of linear optimization problems to minimize the fitting error. To reduce the fitting error in each iteration, an extra plane is added in the region where the largest error occurs. For verification, we apply the method to create transistor-level models in 90-nm complementary metal-oxide-semiconductor technology. Numerical results indicate that the proposed method can generate process-dependent transistor-level models with reasonable modeling accuracy.