Design research of the DES against power analysis attacks based on FPGA

Authors:
Xianwen Yang;Zheng Li;An Wang;Shengjun Wen
Affiliations:
Electronic Technology Department, Information Science and Technology Institute, Zhengzhou 450004, China;Electronic Technology Department, Information Science and Technology Institute, Zhengzhou 450004, China;Key Lab of Cryptographic Technology and Information Security Ministry of Education, Shandong University, Jinan 250100, China;Electronic Technology Department, Information Science and Technology Institute, Zhengzhou 450004, China
Venue:
Microprocessors & Microsystems
Year:
2011

Citing 6
Cited 0

Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
An ASIC Implementation of the AES SBoxes

CT-RSA '02 Proceedings of the The Cryptographer's Track at the RSA Conference on Topics in Cryptology
Differential Power Analysis

CRYPTO '99 Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology
Leakage Current: Moore's Law Meets Static Power

Computer
The Verilog Hardware Description Language

The Verilog Hardware Description Language
CMOS Digital Integrated Circuits Analysis & Design

CMOS Digital Integrated Circuits Analysis & Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Aiming at the DES design scheme against power analysis attacks introduced by Standart et al., an improved scheme is presented in this paper. In the improved scheme, eight dummy S-Boxes are proposed to make the power consumption of the DES S-Box logic gates constant instead of random, and it can make the same difficulties for power analysis attackers consuming 98% less memories as compared with the previous scheme. By analyzing the improved scheme in theory and using an accurate circuit simulator, the secure efficacy of the improved one is verified. The verification results indicate that the improved scheme can satisfy the practical applications against power analysis attacks, and it can be also introduced into the FPGA implementations of other cryptographic algorithms' S-Box against power analysis attacks.