A cyclic scheduling problem with an undetermined number of parallel identical processors

Authors:
Přemysl Šůcha;Zdenĕk Hanzálek
Affiliations:
Department of Control Engineering, Faculty of Electrical Engineering, Czech Technical University in Prague, Prague 2, Czech Republic;Department of Control Engineering, Faculty of Electrical Engineering, Czech Technical University in Prague, Prague 2, Czech Republic and Merica, Havlickuv Brod, Czech Republic 58001
Venue:
Computational Optimization and Applications
Year:
2011

Citing 12
Cited 1

A study of the cyclic scheduling problem on parallel processors

Discrete Applied Mathematics - Special issue: Combinatorial Optimization 1992 (CO92)
ILP-based cost-optimal DSP synthesis with module selection and data format conversion

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HAL: a multi-paradigm approach to automatic data path synthesis

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Fast Prototyping of Datapath-Intensive Architectures

IEEE Design & Test
A Polynomial Time Method for Optimal Software Pipelining

CONPAR '92/ VAPP V Proceedings of the Second Joint International Conference on Vector and Parallel Processing: Parallel Processing
Logarithmic Number System and Floating-Point Arithmetics on FPGA

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing

MICRO 14 Proceedings of the 14th annual workshop on Microprogramming
Tabu Search Algorithms for Cyclic Machine Scheduling Problems

Journal of Scheduling
Increasing hardware efficiency with multifunction loop accelerators

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design--Implementation of Finite Interval Constant Modulus Algorithm

Journal of VLSI Signal Processing Systems
Deadline constrained cyclic scheduling on pipelined dedicated processors considering multiprocessor tasks and changeover times

Mathematical and Computer Modelling: An International Journal
Combined word-length optimization and high-level synthesis of digital signal processing systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

The resource-constrained modulo scheduling problem: an experimental study

Computational Optimization and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents two integer linear programming (ILP) models for cyclic scheduling of tasks with unit/general processing time. Our work is motivated by digital signal processing (DSP) applications on FPGAs (Field-Programmable Gate Arrays)--hardware architectures hosting several sets of identical arithmetic units. These hardware units can be formalized as dedicated sets of parallel identical processors. We propose a method to find an optimal periodic schedule of DSP algorithms on such architectures where the number of available arithmetic units must be determined by the scheduling algorithm with respect to the capacity of the FPGA circuit. The emphasis is put on the efficiency of the ILP models. We show the advantages of our models in comparison with common ILP models on benchmarks and randomly generated instances.