Low power and high speed multi threshold voltage interface circuits

Authors:
Sherif A. Tawfik;Volkan Kursun
Affiliations:
Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI;Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2009

Citing 6
Cited 1

Fundamentals of modern VLSI devices

Fundamentals of modern VLSI devices
Managing power and performance for System-on-Chip designs using Voltage Islands

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Level conversion for dual-supply systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A new algorithm for improved VDD assignment in low power dual VDD systems

Proceedings of the 2004 international symposium on Low power electronics and design
High performance level conversion for dual VDD design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Minimizing total power by simultaneous Vdd/Vth assignment

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Dual supply voltages and dual clock frequencies for lower clock power and suppressed temperature-gradient-induced clock skew

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Employing multiple supply voltages (multi-VDD) is an effective technique for reducing the power consumption without sacrificing speed in an integrated circuit (IC). In order to transfer signals among the circuits operating at different voltage levels specialized voltage interface circuits are required. Two novel multithreshold voltage (multi- Vth) level converters are proposed in this paper. The new multi-Vth level converters are compared with the previously published circuits for operation at different supply voltages. When the circuits are individually optimized for minimum power consumption, the proposed level converters offer significant power savings of up to 70% as compared to the previously published circuits. Alternatively, when the circuits are individually optimized for minimum propagation delay, the speed is enhanced by up to 78% with the proposed voltage interface circuits in a 0.18-µm TSMC CMOS technology.