Dual supply voltages and dual clock frequencies for lower clock power and suppressed temperature-gradient-induced clock skew

Authors:
Sherif A. Tawfik;Volkan Kursun
Affiliations:
Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI;Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2010

Citing 8
Cited 0

Low-power clock distribution using multiple voltages and reduced swings

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reduced Delay Uncertainty in High Performance Clock Distribution Networks

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A low-power reduced swing global clocking methodology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A novel clock distribution and dynamic de-skewing methodology

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Dual-V_DD Clock Distribution for Low Power and Minimum Temperature Fluctuations Induced Skew

ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Voltage optimization for simultaneous energy efficiency and temperature variation resilience in CMOS circuits

Microelectronics Journal
CMOS VLSI Design: A Circuits and Systems Perspective

CMOS VLSI Design: A Circuits and Systems Perspective
Low power and high speed multi threshold voltage interface circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Two new clocking methodologies based on supply voltage and frequency scaling are proposed in this paper for lowering the power consumption and the temperature-fluctuation-induced skew without degrading the clock frequency. The clock signal is distributed globally at a scaled supply voltage with a single clock frequency with the first clocking methodology. Alternatively, dual supply voltages and dual signal frequencies are employed with the second methodology that provides enhanced power savings. The optimum supply voltage that minimizes clock skew is 44% lower than the nominal supply voltage in a 0.18 µm TSMC CMOS technology. Novel multi-threshold voltage level converters and frequency multipliers are employed at the leaves of the clock trees in order to maintain the synchronous system performance. The temperature-fluctuation-induced skew and the power consumption are reduced by up to 80% and 76%, respectively, with the proposed dual supply voltage and dual frequency clock distribution networks as compared to a standard clock tree operating at the nominal supply voltage with a single clock frequency