A geometric programming aided knowledge based approach for analog circuit synthesis and sizing

Authors:
Supriyo Maji;Pradip Mandal
Affiliations:
Indian Institute of Technology, Kharagpur, Kharagpur, India;Indian Institute of Technology, Kharagpur, Kharagpur, India
Venue:
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Year:
2011

Citing 10
Cited 0

DARWIN: CMOS opamp synthesis by means of a genetic algorithm

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Topology synthesis of analog circuits based on adaptively generated building blocks

Proceedings of the 45th annual Design Automation Conference
Automated extraction of expert knowledge in analog topology selection and sizing

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Massively multi-topology sizing of analog integrated circuits

Proceedings of the Conference on Design, Automation and Test in Europe
Synthesis of high-performance analog circuits in ASTRX/OBLX

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
CMOS op-amp sizing using a geometric programming formulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
The invention of CMOS amplifiers using genetic programming and current-flow analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Integer programming based topology selection of cell-level analog circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A knowledge based approach empowered by geometric programming (GP) for analog circuit synthesis and sizing is presented. Analog circuit performance specification is mapped to various building blocks of a circuit topology. Thereafter the topology is modified according to the design rules in the library. Each modification is validated over two steps. In the first step, dc performances constraints are introduced. If qualified, ac performance constraints are introduced. Validation over two steps helps to gradually close in on input specifications removing any undesired correction made initially, resulting in faster convergence.