Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Simulation of multiconductor transmission lines using Krylov subspace order-reduction techniques
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Preservation of passivity during RLC network reduction via split congruence transformations
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
PRIMA: passive reduced-order interconnect macromodeling algorithm
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Full-wave analysis of high-speed interconnects using complex frequency hopping
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Analysis of interconnect networks using complex frequency hopping (CFH)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Efficient linear circuit analysis by Pade approximation via the Lanczos process
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Equivalent circuit model of on-wafer CMOS interconnects for RFICs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
This paper introduces an efficient and passive discrete modeling technique for estimating signal propagation delays through on-chip long interconnects that are represented as distributed RLC transmission lines. The proposed delay model is based on a less frequently used numerical approximation technique, called the differential quadrature method (DQM). The DQM can compute the partial derivative of a function at any arbitrary point located within a prespecified closed domain of the function by quickly estimating the weighted linear sum of values of the function at a relatively small set of well-chosen grid points within the domain. By using the fifth-order DQM, a new approximation framework is constructed in this paper for discretizing the distributed RLC interconnect and thereafter modeling its delay. Due to high efficiency of DQM approximation, the proposed framework requires only few grid points to achieve good accuracy. The presented equivalent-circuit model appears like the ones derived by the finite difference (FD) method. However, it has higher accuracy and less internal nodes than generated by the FD-based modeling. The fifth-order DQM modeling technique is shown to preserve passivity. It has linear forms that are compatible with the passive order-reduction algorithm for linear network. Numerical experiments show that the proposed modeling approach leads to high accuracy as well as high efficiency.