Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits

Authors:
Sanjay V. Kumar;Chris H. Kim;Sachin S. Sapatnekar
Affiliations:
Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis MN;Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis MN;Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis MN
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2011

Citing 9
Cited 5

Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Modeling and minimization of PMOS NBTI effect for robust nanometer design

Proceedings of the 43rd annual Design Automation Conference
An analytical model for negative bias temperature instability

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
NBTI-aware synthesis of digital circuits

Proceedings of the 44th annual Design Automation Conference
An on-chip NBTI sensor for measuring PMOS threshold voltage degradation

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Positive Bias Temperature Instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics

Microelectronic Engineering
A self-adaptive system architecture to address transistor aging

Proceedings of the Conference on Design, Automation and Test in Europe
Body bias voltage computations for process and temperature compensation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Static NBTI Reduction Using Internal Node Control

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Current Consumption and Power Integrity of CMOS Digital Circuits Under NBTI Wearout

Journal of Electronic Testing: Theory and Applications
Impact of adaptive voltage scaling on aging-aware signoff

Proceedings of the Conference on Design, Automation and Test in Europe
Variation-aware supply voltage assignment for simultaneous power and aging optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Employing circadian rhythms to enhance power and reliability

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Negative bias temperature instability (NBTI) in pMOS transistors has become a major reliability concern in present-day digital circuit design. Further, with the recent introduction of Hf-based high-k dielectrics for gate leakage reduction, positive bias temperature instability (PBTI), the dual effect in nMOS transistors, has also reached significant levels. Consequently, designs are required to build in substantial guardbands in order to guarantee reliable operation over the lifetime of a chip, and these involve large area and power overheads. In this paper, we begin by proposing the use of adaptive body bias (ABB) and adaptive supply voltage (ASV) to maintain optimal performance of an aged circuit, and demonstrate its advantages over a guardbanding technique such as synthesis. We then present a hybrid approach, utilizing the merits of both ABB and synthesis, to ensure that the resultant circuit meets the performance constraints over its lifetime, and has a minimal area and power overhead, as compared with a nominally designed circuit.