Multilevel power optimization of pipelined A/D converters

Authors:
Jintae Kim;Sotirios Limotyrakis;Chih-Kong Ken Yang
Affiliations:
Agilent Technologies, Santa Clara, CA and Electrical Engineering Department, University of California, Los Angeles, CA;Atheros Communication, Inc, Santa Clara, CA;Electrical Engineering Department, University of California, Los Angeles, CA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2011

Citing 4
Cited 3

Design of pipeline analog-to-digital converters via geometric programming

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits
Optimal design of a CMOS op-amp via geometric programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Time-interleaved pipeline ADC design: a reconfigurable approach supported by optimization

Proceedings of the 24th symposium on Integrated circuits and systems design
An optimization-based reconfigurable design for a 6-bit 11-MHz parallel pipeline ADC with double-sampling S&H

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the Symposium on Integrated Circuits and Systems Design (SBCCI 2011)
A reference-free 7-bit 500 MS/s pipeline ADC using current-mode reference shifting and quantizers with built-in thresholds

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power dissipation of analog and mixed-signal circuits has emerged as a critical design constraint in today's VLSI systems. This paper presents a multilevel design optimization approach for reducing the power dissipation of a pipelined analog-to-digital converter (ADC). At the circuit-level, device-types and supply-voltages are jointly optimized for the residue amplifier of a pipeline stage to minimize power. At the architecture-level, the nonlinearity contribution from stage gain error is optimally distributed to further minimize combined power dissipation. The optimizations take advantage of an analytical optimization method based on geometric programming for a quantitative tradeoff analysis. All of the proposed power optimizations are applied to the design of a two-way interleaved 8-bit 320 MS/s pipelined ADC in 90-nm CMOS technology. Measured performance from a prototype chip shows 7.30-bit of ENOB at Nyquist input frequency with DNL of -0.35/ +0.45 LSB and INL of -0.72/+0.89 LSB, while dissipating 12.77 mW from 2.1 V/1.2 V supplies. The achieved conversion efficiency is 253fJ/conv-step.