Two-hop free-space based optical interconnects for chip multiprocessors

Authors:
Ahmed Abousamra;Rami Melhem;Alex Jones
Affiliations:
University of Pittsburgh;University of Pittsburgh;University of Pittsburgh
Venue:
NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Year:
2011

Citing 14
Cited 0

Pipelined communications in optically interconnected arrays

Journal of Parallel and Distributed Computing
The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems

IEEE Transactions on Parallel and Distributed Systems
The SPEED cache coherence protocol for an optical multi-access interconnect architecture

MPPOI '95 Proceedings of the Second Workshop on Massively Parallel Processing Using Optical Interconnections
ALOHA packet system with and without slots and capture

ACM SIGCOMM Computer Communication Review
The case for low-power photonic networks on chip

Proceedings of the 44th annual Design Automation Conference
Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches

IEEE Micro
Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
The PARSEC benchmark suite: characterization and architectural implications

Proceedings of the 17th international conference on Parallel architectures and compilation techniques
Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor

IEEE Micro
An intra-chip free-space optical interconnect

Proceedings of the 37th annual international symposium on Computer architecture
Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
A multilayer nanophotonic interconnection network for on-chip many-core communications

Proceedings of the 47th Design Automation Conference
ATAC: a 1000-core cache-coherent processor with on-chip optical network

Proceedings of the 19th international conference on Parallel architectures and compilation techniques

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many resources are shared among the cores of chip-multiprocessors (CMPs), in particular on-chip caches and memory systems. Efficient intra-chip communication is necessary for efficient resource sharing and the performance of such systems, especially in future CMPs with hundreds or thousands of cores. Current Free-space optical networks-on-chip (NoCs) provide the potential to avoid the reduced wire performance and degraded signal integrity facing electronic networks. However, current proposals utilize fixed direction lasers and mirrors to realize one-hop all-to-all connectivity, which results in difficulties scaling to larger numbers of processors. In this paper we present two-hop optical strategies that provide better performance over the one-hop strategy while improving on both the required resources and scalability for future large scale CMPs.