Complex network inspired fault-tolerant NoC architectures with wireless links

Authors:
Amlan Ganguly;Paul Wettin;Kevin Chang;Partha Pande
Affiliations:
Rochester Institute of Technology, Rochester, NY;Washington State University, Pullman, WA;Washington State University, Pullman, WA;Washington State University, Pullman, WA
Venue:
NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Year:
2011

Citing 11
Cited 2

Networks on Chips: A New SoC Paradigm

Computer
Quantum-like effects in network-on-chip buffers behavior

Proceedings of the 44th annual Design Automation Conference
Toward Ideal On-Chip Communication Using Express Virtual Channels

IEEE Micro
3-D topologies for networks-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip

IEEE Transactions on Computers
Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
A scalable micro wireless interconnect structure for CMPs

Proceedings of the 15th annual international conference on Mobile computing and networking
"It's a small world after all": noc performance optimization via long-range link insertion

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems

IEEE Transactions on Computers
Quantitative theory of nanowire and nanotube antenna performance

IEEE Transactions on Nanotechnology
Performance Prediction of Carbon Nanotube Bundle Dipole Antennas

IEEE Transactions on Nanotechnology

A denial-of-service resilient wireless NoC architecture

Proceedings of the great lakes symposium on VLSI
Energy-efficient multicore chip design through cross-layer approach

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Network-on-Chip (NoC) paradigm has emerged as a scalable interconnection infrastructure for modern multi-core chips. However, with growing levels of integration, the traditional NoCs suffer from high latency and energy dissipation in on-chip data transfer due to conventional metal/dielectric based interconnects. Three-dimensional integration, on-chip photonic, RF and wireless links have been proposed as radical low-power and low-latency alternatives to the conventional planar wire-based designs. Wireless NoCs with Carbon Nanotube (CNT) antennas are shown to outperform traditional wire based NoCs by several orders of magnitude in power dissipation and latency. However such transformative technologies will be prone to high levels of faults and failures due to various issues related to manufacturing and integration. On the other hand, several naturally occurring complex networks such as colonies of microbes and the internet are known to be inherently fault-tolerant against high rates of failures and harsh environments. This paper proposes to adopt such complex network based architectures to minimize the effect of wireless link failures on the performance of the NoC. Through cycle accurate simulations it is shown that the wireless NoC architectures inspired by natural complex networks perform better than their conventional wired counterparts even in the presence of a high degree of faults.