Heuristic approaches for master planning in semiconductor manufacturing

  • Authors:
  • Thomas Ponsignon;Lars Mönch

  • Affiliations:
  • Infineon Technologies AG, Am Campeon, 85579 Neubiberg, Germany and Chair of Enterprise-wide Software Systems, Department of Mathematics and Computer Science, University of Hagen, Universitaetsstra ...;Chair of Enterprise-wide Software Systems, Department of Mathematics and Computer Science, University of Hagen, Universitaetsstrasse 1, 58097 Hagen, Germany

  • Venue:
  • Computers and Operations Research
  • Year:
  • 2012

Quantified Score

Hi-index 0.01

Visualization

Abstract

In this paper, we propose heuristic approaches for solving master planning problems that arise in semiconductor manufacturing networks. The considered problem consists of determining appropriate wafer quantities for several products, facilities, and time periods by taking demand fulfillment (i.e., confirmed orders and forecasts) and capacity constraints into account. In addition, fixed costs are used to reduce production partitioning. A mixed-integer programming (MIP) formulation is presented and the problem is shown to be NP-hard. As a consequence, two heuristic procedures are proposed: a product based decomposition scheme and a genetic algorithm. The performance of both heuristics is assessed using randomly generated test instances. It turns out that the decomposition scheme is able to produce high-quality solutions, while the genetic algorithm achieves results with reasonable quality in a short amount of time.