OS-level power minimization under tight performance constraints in general purpose systems

Authors:
Raid Zuhair Ayoub;Umit Ogras;Eugene Gorbatov;Yanqin Jin;Timothy Kam;Paul Diefenbaugh;Tajana Rosing
Affiliations:
University of California at San Diego, La Jolla, CA, USA;Intel, Hillsboro, OR, USA;Intel, Hillsboro, OR, USA;University of California at San Diego, La Jolla, CA, USA;Intel, Hillsboro, OR, USA;Intel, Hillsboro, OR, USA;University of California at San Diego, La Jolla, CA, USA
Venue:
Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
Year:
2011

Citing 12
Cited 2

Discrete-time control systems (2nd ed.)

Discrete-time control systems (2nd ed.)
Run-time power control scheme using software feedback loop for low-power real-time application

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Low power design challenges for the decade (invited talk)

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Low-energy intra-task voltage scheduling using static timing analysis

Proceedings of the 38th annual Design Automation Conference
Control-theoretic dynamic frequency and voltage scaling for multimedia workloads

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Real-Time Task Scheduling for a Variable Voltage Processor

Proceedings of the 12th international symposium on System synthesis
Dynamic voltage and frequency scaling based on workload decomposition

Proceedings of the 2004 international symposium on Low power electronics and design
Power reduction through measurement and modeling of users and CPUs: summary

Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Analysis of dynamic voltage/frequency scaling in chip-multiprocessors

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Variation-adaptive feedback control for networks-on-chip with multiple clock domains

Proceedings of the 45th annual Design Automation Conference
Q-clouds: managing performance interference effects for QoS-aware clouds

Proceedings of the 5th European conference on Computer systems
Cool and save: cooling aware dynamic workload scheduling in multi-socket CPU systems

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Advanced power and thermal management for low-power, high-performance smartphones

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Managing mobile platform power

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a new DVFS algorithm for enterprise systems that elevates performance as a first order control parameter and manages frequency and voltage as a function of performance requirements. We implement our algorithm on real Intel Westmere platform in Linux and demonstrate its ability to reduce the standard deviation from target performance by more than 90% over state of the art policies while reducing average power by 17%.