Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library

Authors:
Alessandro Cevrero;Francesco Regazzoni;Micheal Schwander;Stephane Badel;Paolo Ienne;Yusuf Leblebici
Affiliations:
School of Engineering - EPFL, Lausanne, Switzerland and School of Computer and Communication Sciences - EPFL, Lausanne, Switzerland;ALaRI - University of Lugano, Lugano, Switzerland and UCL Crypto Group, Université catholique de Louvain, Louvain-la-Neuve, Belgium;School of Engineering - EPFL, Lausanne, Switzerland;School of Engineering - EPFL, Lausanne, Switzerland;School of Computer and Communication Sciences - EPFL, Lausanne, Switzerland;School of Engineering - EPFL, Lausanne, Switzerland
Venue:
Proceedings of the 48th Design Automation Conference
Year:
2011

Citing 7
Cited 0

Differential Power Analysis

CRYPTO '99 Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology
10 GHz PLL Using Active Shunt-Peaked MCML Gates and Improved Frequency Acquisition XOR Phase Detector in 0.18 "m CMOS

IWSOC '04 Proceedings of the System-on-Chip for Real-Time Applications, 4th IEEE International Workshop
Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies (Springer Series in Advanced Microelectronics)

Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies (Springer Series in Advanced Microelectronics)
A generic standard cell design methodology for differential circuit styles

Proceedings of the conference on Design, automation and test in Europe
Power Analysis Resistant AES Implementation with Instruction Set Extensions

CHES '07 Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems
A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions

CHES '09 Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems
Masked dual-rail pre-charge logic: DPA-resistance without routing constraints

CHES'05 Proceedings of the 7th international conference on Cryptographic hardware and embedded systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

MOS Current Mode Logic (MCML) is one of the most promising logic style to counteract power analysis attacks. Unfortunately, the static power consumption of MCML standard cells is significantly higher compared to equivalent functions implemented using static CMOS logic. As a result, the use of such a logic style is very limited in portable devices. Paradoxically, these devices are the most sensitive to physical attacks, thus the ones which would benefit more from the adoption of MCML. We propose to overcome this limitation by reducing drastically the static power consumption of MCML-based cryptographic circuits. To this end, we designed Power Gated MCML (PG-MCML), a standard cell library featuring a sleep transistor in every cell. The effects of the sleep transistor on performance as well as on area are negligible. Moreover, the proposed differential library is supported by conventional EDA tools. We evaluated our standard cell library using Advanced Encryption Standard (AES) as benchmark and we compared the power consumption, the area, and the DPA-resistance figures with the ones of static CMOS and conventional MCML. Our results show that our PG-MCML library can achieve a power consumption comparable with the one of static CMOS, thus proving that PG-MCML cells can suit the strict power budget of battery operated devices.