An efficient EPI and energy consumption of 32 bit ALU using Shannon theorem based adder approach

Authors:
C. Senthilpari;G. Ramanamurthy;P. Velrajkumar
Affiliations:
Faculty of Engineering and Technology, Multimedia University, Melaka;Faculty of Engineering and Technology, Multimedia University, Melaka;Faculty of Engineering and Technology, Multimedia University, Melaka
Venue:
WSEAS Transactions on Circuits and Systems
Year:
2011

Citing 6
Cited 0

The design and analysis of VLSI circuits

The design and analysis of VLSI circuits
A survey of power estimation techniques in VLSI circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Design of a 1.7-GHz low-power delay-fault-testable 32-b ALU in 180-nm CMOS technology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Design of a low-power, high performance, 8×8bit multiplier using a Shannon-based adder cell

Microelectronics Journal
A 32-bit carry lookahead adder using dual-path all-n logic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposed two full adder circuits such as mixed Shannon and Shannon theorem based adder circuits. The mixed adder circuit developed by using MCIT for the sum operation and Shannon technique for carry and other one designed completely by using Shannon theorem. The ALU circuit consists of AND, OR, multiplexer and adder circuits that are designed by using proposed Shannon theorem. The 32-bit ALU circuits are analyses by BSIM 4 parameter analyzer. The power dissipation of total circuit, propagation delay and area are analyzed for 32 bit ALU. The binvert Shannon adder based ALU circuit gives better performance in terms of power dissipation, propagation delay, and throughput than bit-sliceALU circuit.