GigaNetIC – a scalable embedded on-chip multiprocessor architecture for network applications

Authors:
Jörg-Christian Niemann;Christoph Puttmann;Mario Porrmann;Ulrich Rückert
Affiliations:
Heinz Nixdorf Institute, University of Paderborn, Germany;Heinz Nixdorf Institute, University of Paderborn, Germany;Heinz Nixdorf Institute, University of Paderborn, Germany;Heinz Nixdorf Institute, University of Paderborn, Germany
Venue:
ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems
Year:
2006

Citing 7
Cited 4

Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Interconnection Networks: An Engineering Approach

Interconnection Networks: An Engineering Approach
A Network on Chip Architecture and Design Methodology

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Feedback driven instruction-set extension

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Network Application Driven Instruction Set Extensions for Embedded Processing Clusters

PARELEC '04 Proceedings of the international conference on Parallel Computing in Electrical Engineering
Multi-Grained Reconfigurable Datapath Structures for Online-Adaptive Reconfigurable Hardware Architectures

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
A Scalable Parallel SoC Architecture for Network Processors

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design

Resource efficiency of the GigaNetIC chip multiprocessor architecture

Journal of Systems Architecture: the EUROMICRO Journal
Run-time reconfigurability in embedded multiprocessors

ACM SIGARCH Computer Architecture News
A multiprocessor cache for massively parallel soc architectures

ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
Runtime Reconfiguration of Multiprocessors Based on Compile-Time Analysis

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present the prototypical implementation of the scalable GigaNetIC chip multiprocessor architecture. We use an FPGA-based rapid prototyping system to verify the functionality of our architecture in a network application scenario before we are going to fabricate the ASIC in a modern CMOS standard cell technology. The rapid prototyping environment gives us the opportunity to test our multiprocessor architecture with Ethernet-based data streams in a real network scenario. Our system concept is based on a massively parallel processor structure. Due to its regularity, our architecture can be easily scaled to accommodate a wide range of packet processing applications with disparate performance and throughput requirements at high reliability. Furthermore, the composition from predefined building blocks guarantees fast design cycles and simplifies system verification. We present standard cell synthesis results as well as a performance analysis for a firewall application with various couplings of hardware accelerators.