An Experimental Chip to Evaluate Test Techniques: Experiment Results
Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test
Quality and Single-Stuck Faults
Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them
VTS '03 Proceedings of the 21st IEEE VLSI Test Symposium
Properties of the input pattern fault model
ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
ITC '04 Proceedings of the International Test Conference on International Test Conference
Evaluation of Test Metrics: Stuck-at, Bridge Coverage Estimate and Gate Exhaustive
VTS '06 Proceedings of the 24th IEEE VLSI Test Symposium
IEEE Design & Test
IEEE Transactions on Computers
Physically-aware N-detect test pattern selection
Proceedings of the conference on Design, automation and test in Europe
Controlling DPPM through Volume Diagnosis
VTS '09 Proceedings of the 2009 27th IEEE VLSI Test Symposium
All of Statistics: A Concise Course in Statistical Inference
All of Statistics: A Concise Course in Statistical Inference
METER: Measuring Test Effectiveness Regionally
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Hi-index | 0.01 |
At substantial cost, conventional methods for evaluating test quality apply a specially-generated test set to a large population of manufactured chips. In contrast, a new time-efficient framework for evaluating test quality (FETQ) that uses tester data from normal production has been developed and validated. FETQ estimates the quality of both static and adaptive test metrics, where the latter guides test using the results of statistical data analysis. FETQ is innovative since instead of evaluating a single measure of effectiveness (e.g., number of unique defects detected), it provides a confidence interval of effectiveness based on the analysis of a collection of test sets. FETQ is demonstrated by measuring the chip-detection capability of several static and adaptive test metrics using tester data from actual ICs.