A high level constant coefficient multiplier power model for power estimation on high levels of abstraction

Authors:
Arne Schulz;Andreas Schallenberg;Domenik Helms;Milan Schulte;Axel Reimer;Wolfgang Nebel
Affiliations:
Faculty II Department of Computing Science, CvO University of Oldenburg, Oldenburg, Germany;Faculty II Department of Computing Science, CvO University of Oldenburg, Oldenburg, Germany;Faculty II Department of Computing Science, CvO University of Oldenburg, Oldenburg, Germany;Faculty II Department of Computing Science, CvO University of Oldenburg, Oldenburg, Germany;Faculty II Department of Computing Science, CvO University of Oldenburg, Oldenburg, Germany;Faculty II Department of Computing Science, CvO University of Oldenburg, Oldenburg, Germany
Venue:
PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Year:
2005

Citing 5
Cited 0

Power Macro-Modelling for Firm-Macro

PATMOS '00 Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation
An Improved Power Macro-Model for Arithmetic Datapath Components

PATMOS '02 Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation
Binding, Allocation and Floorplanning in Low Power High-Level Synthesis

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A new algorithm for elimination of common subexpressions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Early power estimation in current designflows becomes more important nowadays. To meet this need, power estimation even on the algorithmic level has become an important step in the typical design flow. This helps the designer to choose the right algorithm right from the start and much optimisation potential can be used due to the focus on the crucial parts. In particular, algorithms for digital signal processing as applied in mobile communication systems are very power sensitive. Such algorithms massively contain multiplications with constants on parts of digital filters. In this paper we propose on the one hand our new decomposition algorithm for (nearly) optimal synthesis of constant coefficient multipliers which we use for the evaluation of our new power model. On the other hand we propose a new power model based on the canonical signed digit (CSD) approach which can be used very fast and where the deviation of the power compared to the time consuming decomposition is 4.9%.