Efficient post-layout power-delay curve generation

Authors:
Miodrag Vujkovic;David Wadkins;Carl Sechen
Affiliations:
Dept. of Electrical Engineering, University of Washington, Seattle, WA;Dept. of Electrical Engineering, University of Washington, Seattle, WA;Dept. of Electrical Engineering, University of Washington, Seattle, WA
Venue:
PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Year:
2005

Citing 7
Cited 0

“Timing closure by design,” a high frequency microprocessor design methodology

Proceedings of the 37th Annual Design Automation Conference
A semi-custom design flow in high-performance microprocessor design

Proceedings of the 38th annual Design Automation Conference
Addressing the timing closure problem by integrating logic optimization and placement

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Optimized power-delay curve generation for standard cell ICs

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
An integrated placement and synthesis approach for timing closure of PowerPC/sup TM/ microprocessors

ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Timing and Design Closure in Physical Design Flows

ISQED '02 Proceedings of the 3rd International Symposium on Quality Electronic Design
Efficient timing closure without timing driven placement and routing

Proceedings of the 41st annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

We have developed a complete design flow from Verilog/VHDL to layout that generates what is effectively a post-layout power versus delay curve for a digital IC block. Post-layout timing convergence is rapid over the entire delay range spanned by a power versus delay tradeoff curve. The points on the gate-sizing generated power-delay curve, when actually laid out, are extremely close in transistor-level simulated power and delay, using full 3D extracted parasitics. The user can therefore confidently obtain any feasible post-layout power-delay tradeoff from the power-delay curve for a logic block. To the best of our knowledge, this is the first report of such a post-layout capability.