Design of an efficient multiplier-less architecture for multi-dimensional convolution

Authors:
Ming Z. Zhang;Hau T. Ngo;Vijayan K. Asari
Affiliations:
Computer Vision and Machine Intelligence Laboratory, Department of Electrical and Computer Engineering, Old Dominion University, Norfolk, VA;Computer Vision and Machine Intelligence Laboratory, Department of Electrical and Computer Engineering, Old Dominion University, Norfolk, VA;Computer Vision and Machine Intelligence Laboratory, Department of Electrical and Computer Engineering, Old Dominion University, Norfolk, VA
Venue:
ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2005

Citing 5
Cited 3

A multiprocessor architecture for two-dimensional digital filters

IEEE Transactions on Computers
Reconfigurable pipelined 2-D convolvers for fast digital signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Automatic derivation and implementation of fast convolution algorithms

Automatic derivation and implementation of fast convolution algorithms
A Multiplierless 2-D Convolver Chip for Real-Time Image Processing

Journal of VLSI Signal Processing Systems
An Efficient VLSI Architecture for 2-D Convolution with Quadrant Symmetric Kernels

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design

Design of an efficient flexible architecture for color image enhancement

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
System Comparison of Electronic and Optical Correlator

Journal of Signal Processing Systems
A design methodology for performance-resource optimization of a generalized 2D convolution architecture with quadrant symmetric kernels

ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Design of a hardware efficient multiplier-less architecture for the computation of multi-dimensional convolution is presented in this paper. The new architecture performs computations in the logarithmic domain by utilizing novel multiplier-less log2 and inverse-log2 modules. An effective data handling strategy is developed in conjunction with the logarithmic modules to eliminate the necessity of multipliers in the architecture. The proposed approach reduces hardware resources significantly compared to other approaches while it still maintains a high degree of accuracy. The architecture is developed as a combined systolic-pipelined design that produces an output in every clock cycle after the initial latency of the system. The architecture is capable of operating with a high speed clock frequency of 99 MHz based on Xilinx’s Virtex II 2v2000ff896-4 FPGA and the throughput of the system is observed as 99 MOPS (million outputs per second).