A fault tolerant approach to object oriented design and synthesis of embedded systems

Authors:
M. Fazeli;R. Farivar;S. Hessabi;S. G. Miremadi
Affiliations:
Department of Computer Engineering, Sharif University of Technology, Tehran, Iran;Department of Computer Engineering, Sharif University of Technology, Tehran, Iran;Department of Computer Engineering, Sharif University of Technology, Tehran, Iran;Department of Computer Engineering, Sharif University of Technology, Tehran, Iran
Venue:
LADC'05 Proceedings of the Second Latin-American conference on Dependable Computing
Year:
2005

Citing 10
Cited 0

Gossiping in minimal time

SIAM Journal on Computing
Digital systems engineering

Digital systems engineering
A generic architecture for on-chip packet-switched interconnections

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Addressing the system-on-a-chip interconnect woes through communication-based design

Proceedings of the 38th annual Design Automation Conference
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
A Network on Chip Architecture and Design Methodology

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Overhead-Free Polymorphism in Network-on-Chip Implementation of Object-Oriented Models

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Towards on-chip fault-tolerant communication

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Quality-of-service and error control techniques for mesh-based network-on-chip architectures

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

The ODYSSEY design methodology has been recently introduced as a viable solution to the increasing design complexity problem in the ASICs. It is an object-oriented design methodology which models a system in terms of its constituting objects and their corresponding method calls. Some of these methods are implemented in hardware; others are simply executed by a general purpose processor. One fundamental element of this methodology is a network on chip that implements method invocation for hardware-based method calls. However this network is prone to faults, thus errors on it may result into system failure. In this paper an architectural fault-tolerance enhancement to the ODYSSEY design methodology is proposed which covers this problem. It detects and corrects all single event upset errors on the network, and detects all permanent ones. The proposed enhancement is modeled analytically and then simulated. The simulation results, while validating the analytical model, show very low network performance overhead.