Heterogeneous design in functional DIF

Authors:
William Plishker;Nimish Sane;Mary Kiemb;Shuvra S. Bhattacharyya
Affiliations:
Department of Electrical and Computer Engineering, University of Maryland at College Park;Department of Electrical and Computer Engineering, University of Maryland at College Park;Department of Electrical and Computer Engineering, University of Maryland at College Park;Department of Electrical and Computer Engineering, University of Maryland at College Park
Venue:
Transactions on High-Performance Embedded Architectures and Compilers IV
Year:
2011

Citing 14
Cited 0

LabVIEW Graphical Programming: Practical Applications in Instrumentation and Control

LabVIEW Graphical Programming: Practical Applications in Instrumentation and Control
Embedded Multiprocessors: Scheduling and Synchronization

Embedded Multiprocessors: Scheduling and Synchronization
Code Generation of Data Dominated DSP Applications for FPGA Targets

RSP '98 Proceedings of the Ninth IEEE International Workshop on Rapid System Prototyping
Porting DSP Applications across Design Tools Using the Dataflow Interchange Format

RSP '05 Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping
Software synthesis from the dataflow interchange format

SCOPES '05 Proceedings of the 2005 workshop on Software and compilers for embedded systems
Parameterized Looped Schedules for Compact Representationof Execution Sequences

ASAP '06 Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors
A SystemC-based design methodology for digital signal processing systems

EURASIP Journal on Embedded Systems
An Energy-Driven Design Methodology for Distributing DSP Applications across Wireless Sensor Networks

RTSS '07 Proceedings of the 28th IEEE International Real-Time Systems Symposium
Heterogeneous Design in Functional DIF

SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Functional DIF for Rapid Prototyping

RSP '08 Proceedings of the 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping
Scheduling dynamic dataflow graphs with bounded memory using the token flow model

ICASSP'93 Proceedings of the 1993 IEEE international conference on Acoustics, speech, and signal processing: plenary, special, audio, underwater acoustics, VLSI, neural networks - Volume I
Cycle-static dataflow

IEEE Transactions on Signal Processing
Parameterized dataflow modeling for DSP systems

IEEE Transactions on Signal Processing
Shared buffer implementations of signal processing systems using lifetime analysis techniques

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Dataflow formalisms have provided designers of digital signal processing (DSP) systems with analysis and optimizations for many years. As system complexity increases, designers are relying on more types of dataflow models to describe applications while retaining these implementation benefits. The semantic range of DSP-oriented dataflow models has expanded to cover heterogeneous models and dynamic applications, but efficient design, simulation, and scheduling of such applications has not. To facilitate implementing heterogeneous applications, we utilize a new dataflow model of computation and show how actors designed in other dataflow models are directly supported by this framework, allowing system designers to immediately compose and simulate actors from different models. Using examples, we show how this approach can be applied to quickly describe and functionally simulate a heterogeneous dataflow-based application such that a designer may analyze and tune trade-offs among different models and schedules for simulation time, memory consumption, and schedule size.