Lightweight implementations of SHA-3 candidates on FPGAs

Authors:
Jens-Peter Kaps;Panasayya Yalla;Kishore Kumar Surapathi;Bilal Habib;Susheel Vadlamudi;Smriti Gurung;John Pham
Affiliations:
ECE Department, George Mason University, Fairfax, VA;ECE Department, George Mason University, Fairfax, VA;ECE Department, George Mason University, Fairfax, VA;ECE Department, George Mason University, Fairfax, VA;ECE Department, George Mason University, Fairfax, VA;ECE Department, George Mason University, Fairfax, VA;ECE Department, George Mason University, Fairfax, VA
Venue:
INDOCRYPT'11 Proceedings of the 12th international conference on Cryptology in India
Year:
2011

Citing 6
Cited 2

Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs

FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
An application of functional decomposition in ROM-based FSM implementation in FPGA devices

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Reconfigurable embedded systems: Synthesis, design and application
A 90nm low-power FPGA for battery-powered applications

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
Fair and comprehensive methodology for comparing hardware performance of fourteen round two SHA-3 candidates using FPGAs

CHES'10 Proceedings of the 12th international conference on Cryptographic hardware and embedded systems
ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs

FPL '10 Proceedings of the 2010 International Conference on Field Programmable Logic and Applications
Throughput vs. area trade-offs in high-speed architectures of five round 3 SHA-3 candidates implemented using xilinx and altera FPGAs

CHES'11 Proceedings of the 13th international conference on Cryptographic hardware and embedded systems

Compact FPGA implementations of the five SHA-3 finalists

CARDIS'11 Proceedings of the 10th IFIP WG 8.8/11.2 international conference on Smart Card Research and Advanced Applications
Pushing the limits of SHA-3 hardware implementations to fit on RFID

CHES'13 Proceedings of the 15th international conference on Cryptographic Hardware and Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The NIST competition for developing the new cryptographic hash algorithm SHA-3 has entered its third round. One evaluation criterion is the ability of the candidate algorithm to be implemented on resource-constrained platforms. This includes FPGAs for embedded and hand-held devices. However, there has not been a comprehensive set of lightweight implementations for FPGAs reported to date. We hope to fill this gap with this paper in which we present lightweight implementations of all SHA-3 finalists and all round-2 candidates with the exception of SIMD. All implementations were designed to achieve maximum throughput while adhering to an area constraint of 400-600 slices and one Block RAM on Xilinx Spartan-3 devices. We also synthesized them for Virtex-V, Altera Cyclone-II, and the new Xilinx Spartan-6 devices.